

MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS 1964 A





Research and Development Technical Report DELET-TR-78-2996-2

HIGH CONTRAST ELECTROLUMINESCENT NUMERIC READOUT DEVICE

D A 088238

M. K. Kilcoyne ROCKWELL INTERNATIONAL Thousand Oaks, CA 91360

August 1980

Second Interim Report for Period 1 Feb. 79 - 31 May 79

DISTRIBUTION STATEMENT

Approved for public release; distribution unlimited.

SELECTE AUG 2 2 1980

Prepared for: ELECTRONICS TECHNOLOGY & DEVICES LABORATORY

ERADCOM

US ARMY ELECTRONICS RESEARCH AND DEVELOPMENT COMMAND FORT MONMOUTH, NEW JERSEY 07703

80 8 22 015

NOTICES

Disclaimers

The citation of trade names and names of manufacturers in this report is not to be construed as official Government indorsement or approval of commercial products or services referenced herein.

Disposition

Destroy this report when it is no longer needed. Do not return it to the originator.

REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER . 2. GOVT ACCESSION NO	3. RECIPIENT'S CATALOG NUMBER
DELET TR-78-2996-2 AP-A088 238	2
4. TITLE (and Subtitle)	A TYPE OF MEMORY & MEMOR COVER
HIGH CONTRAST ELECTROLUMINESCENT, READOUT DEVICE	Interim Pechnical Report.
	1 Feb 379 31 May 379
	4-PERFORMING ORG. REPORT NUMBER
(14)	ERC41016.15IRF/
7. AUTHORIO numaic	S. CONTRACT OF GRANT NUMBER(S)
M. K./Kilcoyne	DAAB07-78-C-2996
9. PERFORMING ORGANIZATION NAME AND ADDRESS Electronics Research Center	10. PROGRAM ELEMENT, PROJECT, TAS AREA & WORK UNIT NUMBERS
Rockwell International Corporation Thousand Oaks, CA 91360	62705A/ILI62705AH94/03) DIIC
·	(16)
11. CONTROLLING OFFICE NAME AND ADDRESS	12. REPORT DATE
Electronic Technology & Devices Laboratory	Aug 80
ATTN: DELET-BD, Ft. Monmouth, NJ 07703	13. NUMBER OF FAGES 30
14. MONITORING AGENCY NAME & ADDRESS(II different from Controlling Office)	15. SECURITY CLASS. (of this report)
(13)35/	Unclassified 15a. DECLASSIFICATION/DOWNGRADING
11 commence a state	SCHEDULE
Approved for public release; distribution unlimited	l
Approved for public release; distribution unlimited	
17. DISTRIBUTION STATEMENT (of the obetract entered in Block 20, if different fro	m Repart)
17. DISTRIBUTION STATEMENT (of the obstract entered in Block 20, if different from the supplementary notes 18. Supplementary notes 19. Key words (Continue on reverse side if necessary and identify by block number, Thin film	m Repart)
17. DISTRIBUTION STATEMENT (of the obstract entered in Block 20, if different from 18. SUPPLEMENTARY NOTES 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identify by block number, Thin film High-contrast	m Repart)
17. DISTRIBUTION STATEMENT (of the obstract entered in Block 20, if different from the supplementary notes 18. Supplementary notes 19. KEY WORDS (Continue on reverse side if necessary and identity by block number, Thin film	m Report)
17. DISTRIBUTION STATEMENT (of the obstract entered in Block 20, if different in 18. SUPPLEMENTARY NOTES 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identify by block number, Thin film High-contrast	m Report)
17. DISTRIBUTION STATEMENT (of the obstract entered in Block 20, if different in 18. SUPPLEMENTARY NOTES 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identify by block number, Thin film High-contrast	er has completed the second sign, fabrication, and ntrast numeric electrolumine igits of seven-segment ent thin film with high-within its hermetically

UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)


UNCLASS				
URITY CLASSIFICA	TION OF THIS PAGE(When Dete	Entered)		
V				
level and B	CD deput			
TEAST WING D	CD Input.			
	()			
	:			
		-		
				•
		•		
	•			
				•
		•		
		•		
			•	
		•		
	•		e e	
		•		
	•	â		
	•			
		`\		
		1		
		`	\	
			. ` `	
		,		
		,		
			1	•
			·	
				\mathbf{x}_{i}

UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE(When Date &



TABLE OF CONTENTS

		rage
1	SUMMARY	1
2	PROGRAM AIMS AND OBJECTIVES	2
3	DECODER - DRIVER CIRCUIT DESIGN AND FABRICATION .	3
	3.1 Logic Circuit Design	3 6
	3.2.1 Test Chip Layout	11
	3.2.2 Complimentary High-Voltage Driver Array	13
4	HYBRID CIRCUIT LAYOUT AND ASSEMBLY	16
5	HIGH-CONTRAST DISPLAY PERFORMANCE	19
6	HERMETIC SEAL DESIGN AND FABRICATION	21
	6.1 Requirements	21 21





LIST OF FIGURES

Figure		Page
3	Original Breadboard Circuit Schematic	4
2	Semicustom Logic Chip Schematic	5
3	Logic Chip Diagram with Pinouts	7
4	High-Voltage Driver Circuit Diagram	10
5	High-Voltage Test Chip Layout	12
6	Complimentary DMOS Approach	14
7	High-Voltage Driver Array	15
8	High-Contrast Display Configuration	20
9	Hermetic Seal Design	22
10	Package Component Parts	24
11	Frit Sealed Subassembly	25
12	Sealed Package Configuration	26

LIST OF TABLES

Table		Page
I	Logic Chip Pinouts and Bonding Pad Designations	8
II	High-Voltage Driver Development Schedule	17
TTT	Hybrid Circuit Area Requirements	18



1. SUMMARY

The Rockwell Electronics Research Center has completed the second phase of the development program encompassing the design, fabrication, and characterization of experimental models of a high-contrast numeric electroluminescent readout device. This device consists of two-digits of seven-segment numeric displays using a transparent electroluminescent thin film with high-contrast background layer. The device also contains with its hermetically sealed package, logic and drive circuitry to operate the numeric displays from a typical computer output data processing information, with five volt T²L logic level and BCD input. The package design also allows the devices to be arranged so that a multi-digit computer-type terminal readout can be fabricated from a series of individual packages.

This report covers the work completed during the fourth through the eighth months of effort. During this period, logic and decoder electronics have been committed to a semi-custom integrated circuit chip design.

Several designs for high-voltage drivers were evaluated and the final high-voltage driver approach selected. A process has been developed for hermetic sealed packages having vertical interconnects for transmitting signals from the driver electronics vertically to the thin film EL display.

Further electrical and optical tests have been conducted on high-contrast materials and on sample EL devices to characterize electro-optical parameters. Evaluation and analysis of these results are reviewed in detail in the following sections.



2. PROGRAM AIMS AND OBJECTIVES

The objective of this program is to design and fabricate a quantity of numeric EL display devices containing two-digits consisting of seven segments and a decimal point. Four (4) exploratory development models will be fabricated each consisting of a ten-digit display made up of five of the two-digit numeric devices assembled into a suitable socket or printed circuitboard. Drive circuitry and decoding logic will be included in the device to allow operation directly from computer level logic inputs at TTL voltage levels. The display medium shall be a transparent AC thin film electroluminescent type with a high-contrast background layer for viewing in high-light ambience. The operational characteristics of the devices shall be designed to allow uniform electronic dimming of the display to luminance levels in the order of the 10^{-3} ft-L for compatability with night vision applications. The display shall be capable of sufficient contrast to be viewed in an ambient illumination of 10,000 ft-C without additional contrast enhancement techniques. The devices shall be capable of operation for a minimum of 3,000 hours at a luminance level that satisfies the condition of visibility under high-ambient illumination described above. Also, the devices shall operate without the loss of significant light emitting areas due to any failure or degradation mechanism during the 3,000 hour/lifetime.



3. DECODER - DRIVER CIRCUIT DESIGN AND FABRICATION

3.1 Logic Circuit Design

Figure 1 shows the original circuit in which the logic functions and driver circuitry were evaluated. Figure 2 shows the circuit resulting from that evaluation from which the design for the semi-custom integrated logic chip was taken. To accommodate multi-digit displays one modification was made from the original circuit. The digit select and enable functions on pin five and pin six, (Fig. 1), were modified to a digit strobe circuit in which either digit can be selected with its own strobe pulse. This modification was made as a simplification for addressing multiple chips of two digits each so that all digits are directly accessible by means of a strobe without the necessity of a digit select function.

The functions on the logic chip consist basically as follows:

A five KHz clock is used to generate the drive frequency for the AC operation of the TFEL display. The circuit utilizes a latched BCD to 7-segment decoder/driver signal circuit. The 7-segment output signals are toggled by the display frequency input which causes the selected segment outputs to be a square wave at the clock input frequency. With the clock frequency square wave present the selected segments will have a square wave output that is 180°C out of phase with the display frequency input. Those segments which are not selected will have a square wave output that is in phase with the input.

The mask layout and bonding pad designations have been received from the vendor. After some modifications to simplify hybrid circuit layout,






Fig. 1 Original Breadboard Circuit Schematic ON BOARD DRIVER CIRCUIT

ONN BOARD DRIVER CIRCUIT

ONN BUCKER CHAR

ROCKWELL SCIENCE CENTER

4






Fig. 2 Semicustom Logic Chip Schematic



the pinouts have been finalized as shown in Fig. 3. A complete listing of pinouts and bonding pad designations are given in Table I. In the table pin numbers refer to the pinouts in the 40-pin package in which the first samples will be received for design verification. The package chips will also be utilized for evaluation with the high-voltage test chips referred to in a later section of this report. The packaged logic chips will be evaluated with the high-voltage test chips driving EL numeric displays to assure total design compatibility.

The chip bonding pads are designated by letters and refer to the bonding locations on the die for hybrid circuit layout considerations in the two-digit package. The chip site (bonding pad) locations have been optimized for the hybrid circuit layout with respect to high-voltage driver chip input locations.


The five KHz oscillator circuit is driven from bonding pad locations RR, SS, and TT.

The chip consists of a logic circuit to decode incoming BCD information and also contains active components of the five KHz onboard oscillator circuit. The past we components of the five KHz oscillator are shown in Fig. 3 in schematic form they are connected to pads RR, SS, and TT.

3.2 <u>High-Voltage Driver Circuit Design</u>

The original prototype circuit shown in Fig. 1 references a dionics DI 702 high-voltage driver array chip. However, test driver arrays provided by the vendor did not meet voltage and current requirements as originally proposed by the vendor. Further samples also failed to meet requirements and, therefore, a discrete transistor driver array was used in prototype evaluation.

ASSEMBLY DIAGRAM 40-PIN DUAL-IN-LINE



DATE: 29 Augus	it 1979	_ INITIALS:CAA/PCA
•	MARKING DIA	GRAM
	}	·
DIE NUMBER:_	RI 154	
DIE SIZE: SPECIAL INSTRU	136 x 136 UCTIONS: Specia	1 - Not for production

Fig. 3 Logic Chip Diagram with Pinouts



TABLE I
PINOUT (TENTATIVE)

PIN #	CHIPSITE	CIRCUIT NAME
1	F	81
2	. Н	f ₁
1 2 3 4 5 6 7 8 9	J	` gı
4	K	81 dp ₁
5		
6		
7		
8	M	dp 2 ³ 2 ² V _{ss} 2 ¹
9	P	23
10	S	22
11	T	V _{ss}
12	U	21
13	W	20
14	X	dp₂
15		
16		_
17	Y	8 2
18	Z	f ₂
19	ВВ	& 2
20	CC	b ₂
21	DD	e ₂
22	EE	d_2
23	FF	C ₂
24	HH	
25		
26		
27	KK	+ Enable 2
28	LL	+ Enable 1
29	MM	V _{DD} BP
30	NN	BP
31	PP	BF
32	RR	C
33	SS	R
34	TT	RC
35		
36	A	Ci
37	В	$\mathtt{d_1}$
38	C D	e ₁
39	D	Ն լ



The originally proposed chips would not meet requirements, several other approaches to the high-voltage drivers were evaluated. While several approaches would meet electrical requirements, these circuits were in discrete form and not available in integrated array chips necessary to meet size and space requirements in the two-digit EL display package.

Fortunately, Rockwell in a similar program, has under development a DMOS high-voltage driver array chip. Since this chip is not available until late December, 1979, a delay in the program would be required to utilize the DMOS driver chip. The timing was discussed with the contract monitor and a request for delay of final hardware deliveries has been proposed to allow utilization of the DMOS driver arrays.

Table II shows a time schedule of development of the devices.

The program is divided into two phases. Phase one involves designing test masks and fabricating test devices in order to optimize device performance and device processing. The second phase will involve the integration of the optimized processing into a single chip containing nine n-channel and nine p-channel MOSFETS connected in complimentary pair arrays. Each array (see Fig. 4) will consist of an n- and a p-channel device with the necessary resistors and coupling capacitors required for signal switching and wave shaping.

There are several major advantages of the complimentary DMOS process over the bi-polar approach. First of course, is the direct interface compatibility to other CMOS logic circuitry. Secondly, the MOSFET devices have negligible leakage currents in the gates and therefore negligible






Fig. 4 High-Voltage DMOS Driver Circuit



charged storage problems. This results in much smaller coupling capacitors required for voltage isolation from the logic circuitry. Turn off and turn on delay times of 10 to 20 nano seconds show the high speed response of the DMOSFET. Another advantage is more packing density per unit area with the MOS process than is possible with bi-polar devices due to their dielectric isolation requirements. Also, the more simplified DMOS process results in significantly lower cost. Based on quotations for both technologies, the volume cost of the DMOS integrated circuit chips was about one third of that for the bi-polar approach. In addition, the bi-polar approach was available only in separate chips one having npn and the other pnp devices.

The first phase of the DMOS transistor development should be completed by September, high-voltage transistor arrays will be available by December, 1979.

3.2.1 Test Chip Layout

Figure 5 shows the layout of the test chip. The chip will have in one section 40 test cells to allow for variation of the parameters to optimize the cell characteristics. Also, as seen on the chip other test components will be included for the purposes of evaluating chip processing and doping levels and also for stitch bonding "outboard" capacitors and resistors and other components such as small MOSFETS and invertors which may be used for various circuit purposes. The total chip size of the test chip is 100 x 155 mils. The test chip will be processed in both n-channel and p-channel versions and chips of this type will be available in September, 1979.






Fig. 5 High-Voltage Test Chip Layout



3.2.2 Complimentary High-Voltage Driver Array

The diagram depicting the complimentary DMOS approach is shown conceptually in Fig. 6. In this approach the n wafer would be used as anticipated for non-epi n-channel processing. The process steps would be essentially those for non-epi processing. In addition, a large p-well would be difused into the surface creating a p lightly doped area which would withstand 250 volts from the substrate with acceptable leakage levels. This approach would allow the processing of an n-channel device within the p-well on the same chip with both n- and p-channel devices having 250 volts source to drain voltage switching capability.

Figure 7 shows the proposed high-voltage complimentary driver array. The device has already been size estimated by the vendor at 100 x 120 mils per complimentary chip containing nine p-channel and n-channel drivers as described above. The vendor has agreed to give the complimentary approach the highest priority as it substantially simplifies assembly and reduces assembly cost and complexity. The vendor already has demonstrated 400 volt switching capability on n-channel and p-channel devices and separate chips which can be utilized if necessary.




Fig. 6 Complimentary DMOS Approach



HIGH VOLTAGE DRIVER ARRAY




Figure 7



4. HYBRID CIRCUIT LAYOUT AND ASSEMBLY


Since the master logic chip has been defined and the high-voltage driver chip approximate size and layout have been estimated by the vendor, design evaluation of the hybrid circuit layout can be initiated. Table III shows the area requirements for the integrated circuit chips with allowances for die bonding and wire bonding. Additional area requirements for conductor path routing to display interconnects is also estimated to obtain an overall assessment of total hybrid circuit area requirements.

The hybrid circuit has six chips one of which is a logic chip to decode the incoming BCD information. The logic chip also contains active components of the five KHz oscillator circuit which requires two resistors and a capacitor not available on the semi-custom CMOS logic chip. Two high-voltage driver chips are also required bringing the total to six chips. The high-voltage driver chips have nine complimentary pair drivers on each chip to accommodate seven segments, a decimal point, and a back-plane electrode.

The total area required of the hybrid circuit (Table III) is estimated at 205,386 square mils which is substantially greater than the area available for a single level circuit layout (120,610). A two or three level circuit will be required to accommodate conductor routings. In production quantities, a multi-layer ceramic with vertically conducting vias can be tooled to provide two or three layer circuitry as well as the vertical interconnects and seal area to the display. This method of laminating layers of unfired but screened ceramic tape to form a multi-layer composite is now routinely applied in specialized multi-layer hybrid circuitry.



TABLE II
High-Voltage Driver Development Schedule








TABLE III

CHIP/FUNCTION	DIMENSION HILS	AREA SQ. HILS	AREA INCLUDING DIE BONDING-SQ. MILS	AREA INCLUDING WIRE BONDING ALLOWANCE-SQ. MILS
Logic Chip	136 x 136	18,496	21,316	30,976
Capacitor/Osc.	40 x 30	2,000	3,000	3,000
Revistor/Osc.	40 x 50	2,000	3,000	3,000
Resistor/Osc. Stability	40 x 50	2,000	3,000	3,000
High Voltage Driver Diagram 1	100 x 120	12,000	14,300	22,400
High Voltage Driver Diagram 2	100 x 120	12,000	14,300	22,400
SUR-TOTALS		48,496	58,916	84,776
Area required for conductor	routing to display			120,610
Total area required - hybrid	i circuit			205,386*
Area available - hybrid circ	cuit - 1 level			128,000
Area available - hybrid circ	tuit - 2 levels			230,400
Area available - hybrid cire	mir - 1 levels			332.800

^{*} Total hybrid circuit area required may be reduced somewhat in 2 & 3 level circuitry where crossovers and vias may reduce conductor path lengths.



5. HIGH-CONTRAST DISPLAY PERFORMANCE

A design for high-contrast EL displays utilizing conductive high-contrast layers has been implemented. The approach utilizes a light abosrbing insulator film in combination with a transparent conductive coating that closely matches the refractive index of the 7059 glass substrate material. Since both the light absorbing film and the transparent conductor closely match the index of the substrate front surface, reflections are substantially reduced as suggested by measurements reported in Interim Report # 1.

The light absorbing film is utilized in all areas of the display that are not active. Reflections in the active segment areas are reduced by controlling the total thickness of the phosphor insulator sandwich so that it is in an interference mode over the visible spectrum. In addition, a conductive light absorbing film is applied between the phosphor and the metal book electrode.

Figure 8 shows a cross sectional view of the display design, showing the location of the various layers. The active segment areas are defined by the openings in the light absorbing film. Devices with this structure have been fabricated and are presently being characterized. Test data will be reported in the next monthly progress letter.






Fig. 8 High-Contrast Display Configuration



6. HERMETIC SEAL DESIGN AND FABRICATION

6.1 Requirements

The design for the hermetically sealed package for the high-contrast FL numeric display with on-board decoder-driver electronics must meet several requirements:

- 1. Hermeticity <10⁻⁸ std cc/sec maximum leak rate
- 2. No organic materials in package
- 3. Capability of sealing package with controlled atmosphere
- 4. Must withstand severe military environment
- Vertical interconnections required to interface drive circuitry with display
- 6. Compatibility of sealing process with thin film EL process
- 7. Conventional socket pin outs and end stackability required
- 8. Multiplexed digit operation capability.

6.2 Design and Fabrication

Figure 9 shows a cross section of the hermetic seal design. The design approach utilizes a frit seal to attach the sidewall frame to the substrate (580°C). The decoder driver electronics are then installed by conventional die attach and wire bond techniques as shown. Gold wire thermosonic bonding is used to bond the connections from the IC chips to the thick film conductor patterns previously applied. The vertical interconnect bars are then (AuSn) brazed in position (280°C). This assembly is then brazed to the EL display substrate, simultaneously brazing the vertical interconnect pads (280°C). Temperature gradients imposed during the second braze do not allow the connects at the lower ceramic substrate to reflow.




Fig. 9 Hermetic Seal Design



Finally, a controlled atmosphere is introduced in the package through a porthole in the ceramic substrate. The porthole is sealed by brazing over with a gold plated Kovar platelet.

The component parts of the package can be seen in Fig. 10. The substrate and interconnect bars have thick film conductors (PtAu) applied and the substrate also has a frit material applied for sealing to the sidewall frame. Figure 11 shows the frit sealed subassembly. The top surface of the sidewall frame also has a (PtAu) thick film conductor for use in the final (AuSn) braze seal. All braze seals can be accomplished in a controlled atmosphere sealing furnace so that fluxes are not required. Figure 12 shows a sealed package configuration containing the EL display.

The first sealed devices do not yet contain the integrated circuits as the IC's have not yet been received from the vendor.

Many packages have been assembled with excellent hermeticity $(<10^{-10} \ \text{std cc/sec})$, and reliabe vertical interconnections. Devices with active EL displays have also been fabricated.

The characteristics of these displays are presently being evaluated, particularly in the area of operating lifetimes in the hermetically sealed package. These results will be reported in the near future.






Fig. 10 Package Component Parts






Fig. 11 Frit Sealed Subassembly




Fig. 12 Sealed Package Configuration

Rockwell International ELECTRONICS TECHNOLOGY AND DEVICES LABORA

MANDATORY CONTRACT DISTRIBUTION LIST

101	Defense Technical Information Center ATTN: DTIC-TCA	603	Cdr, Atmospheric Sciences Lab ERADCOM
•	Cameron Station (Bldg 5)		ATTN: DELAS-SY-S
012	Alexandria, VA 22314	001	White Sands Missile Range, NM 88002
203	GIDEP Engineering & Support Dept. TE Section P.O. Box 398	607	Cdr, Harry Diamond Laboratories ATTN: DELHD-CO, TD (In Turn) 2800 Powder Mill Road
001	NORCO, CA 91760	001	Adelphi, MD 20783
205	Director Naval Research Laboratory	609	ATTN: DRDEL-CG, CD, CS (In Turn)
001	ATTN: CODE 2627 Washington, DC 20375	001	2800 Powder Mill Road Adelphi, MD 20783
301	Rome Air Development Center	612	
001	ATTN: Documents Library (TILD) Griffiss AFB, NY 13441	001	ATTN: DERDEL-CT 2800 Powder Mill Road
437	Deputy for Science & Technology	001	Adelphi, MD 20783
001	Office, Asst Sec Army (R&D) Washington, DC 20310	680	US Army Electronics R&D Command
·438	HODA (DAMA ART D/D. F. B. Varidaniana)	000	Fort Monmouth, NJ 07703
001	HQDA (DAMA-ARZ-D/Dr. F. D. Verderame) Washington, DC 20310	•	1 DELEW-D 1 DELET-DD
482	Divactor		1 DELSD-L (Tech Library)
, 402	Director US Army Material Systems Analysis Actv		2 DELSD-L-S (STINFO)
	ATTN: DRXSY-T		2 Originating Office
001	Aberdeen Proving Ground, MD 21005		_
	•	681	Commander
563	Commander, DARCOM		US Army Communications R&D Command ATTN: USMC-LMO
	ATTN: DRCDE	001	Fort Monmouth, NJ 07703
001	5001 Eisenhower Avenue	001	TOTE PROTEING CITY NO 07703
001	Alexandria, VA 22333	705	Advisory Group on Electron Devices
564	Cdr, US Army Signals Warfare Lab	002	201 Varick Street, 9th Floor New York, NY 10014
	ATTN: DELSW-OS Vint Hill Farms Station	-	Hen forky III 20004
001	Warrenton, VA 22186		
579	Cdr, PM Concept Analysis Centers ATTN: DRCPM-CAC		
001	Arlington Hall Station Arlington, VA 22212		

602

001

Cdr, Night Vision & Electro-Optics ERADCOM

ATTN: DELMV-D Fort Belvoir, VA 22060



ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY

SUPPLEMENTAL CONTRACT DISTRIBUTION LIST (ELECTIVE)

103	Code R123, Tech Library DCA Defense Comm Engrg Ctr 1800 Wiehle Ave.	477	Director US Army Ballistic Research Labs ATTN: DRXBR-LB
001	Reston, VA 22090	001	Aberdeen Proving Ground, MD 21005
104	Defense Communications Agency Technical Library Center Code 205 (P. A. Tolovi)	*481	Harry Diamond Laboratories ATTN: DELHD-RCB (Dr. J. Nemarich) 2800 Powder Mill Road
001	Washington, DC 20305	001	Adelphi, MD 20783
206	Commander Naval Electronics Laboratory Center ATTN: Library	482	Director US Army Material Systems Analysis Actv. ATTN: DRXSY-T, MP (In Turn)
001	San Diego, CA 92152	001	Aberdeen Proving Ground, MD 21005
207	Cdr, Naval Surface Weapons Center White Oak Laboratory ATTN: Library Code WX-21	507	Cdr, AVRADCOM ATTN: DRSAV-E P.O. Box 209
001	Silver Spring, MD 20910	001	St. Louis, MO 63166
,314	Hq, Air Force Systems Command ATTN: DLCA Andrews Air Force Base	511	Commander, Picatinny Arsenal ATTN: SARPA-FR-5, -ND-A-4, -TS-S (In Turn)
001	Washington, DC 20331	001	Dover, NJ 07801
403	Cdr, MICOM Redstone Scientific Info Center	515	Project Manager, REMBASS ATTN: DRCPM-RBS
001	ATTN: Chief, Document Section Redstone Arsenal, AL 35809	001	Fort Monmouth, NJ 07703
406	Commandant US Army Aviation Center	517	Commander US Army Satellite Communications Agcy ATTN: DRCPM-SC-3
001	ATTN: ATZQ-D-MA Fort Rucker, AL 36362	001	Fort Monmouth, NJ 07703
407	Director, Ballistic Missile Defense	518	TRI-TAC Office ATTN: TT-SE
	Advanced Technology Center ATTN: ATC-R, P.O. Box 1500	001	Fort Monmouth, NJ 07703
001	Huntsville, AL 35807	518	TRI-TAC Office ATTN: TT-SE
418	Commander HQ, Fort Huachuca	. 001	Fort Monmouth, NJ 07703
001	ATTN: Technical Reference Division Fort Huachuca, AZ 85613	Cdr,	US Army Avionics Lab AVRADCOM ATTN: DAVAA-D
· 475	Cdr, Harry Diamond Laboratories ATTN: Library 2800 Powder Mill Road Adelphi, MD 20783	001	Fort Monmouth, NJ 07703
A7.	nestipili, mu 20703		

*For Millimeter & Microwave Devices Only



(CONTINUED) SUPPLEMENTAL CONTRACT DISTRIBUTION LIST (ELECTIVE)

520	Project Manager, FIREFINDER ATTN: DRCPM-FF	619	Cdr, ERADCOM ATTN: DRDEL-PA, -ILS, -ED (In Turn)
001	Fort Monmouth, NJ 07703	001	2800 Powder Mill Road Adelphi, MD 20783
521	Commander		100101111111111111111111111111111111111
	Project Manager, SOTAS ATTN: DRCPM-STA	.701	ATTN: Library (RM A-082)
001	Fort Monmouth, NJ 07703	222	P.O. Box 73
531	Cdr, US Army Research Office	002	Lexington, MA 02173
331	ATTN: DRXRO-PH (Dr. Lontz)	703	NASA Scientific & Tech Info Facility
	DRXRO-IP (In Turn)	, 00	Baltimore/Washington Intl Airport
	P.O. Box 12211	001-	P.O. Box 8757, MD 21240
001	Research Triangle Park, NC 27709		
	110 70074	704	National Bureau of Standards
556	HQ, TCATA		Bldg 225, Rm A-331
	Technical Information Center ATTN: Mrs. Ruth Reynolds	001	ATTN: Mr. Leedy Washington, DC 20231
	Fort Hood, TX 76544	001	washington, bt 20231
	1010 110004 17 79041	707	TACTEC
568	Commander		Batelle Memorial Institute
	US Army Mobility Eqp Res & Dev Cmd		505 King Avenue
	ATTN: DRDME-R	001	Columbus, OH 43201
001	Fort Belvoir, VA 22060		B. 2. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.
604	Chief	001	Reliability Analysis Center
00-	Ofc of Missile Electronic Warfare	001	Griffiss AFB, NY 13441
	Electronic Warfare Lab, ERADCOM	001	Mr. Walter Goede
001	White Sands Missile Range, NM 88002	-	Northrop Corporation
	• .		2301 W. 120th St.
606	Chief		Hawthorne, CA 90250
	Intel Material Dev & Support Ofc		
001	Electronic Warfare Lab, ERADCOM Fort Meade, MD 20755		
001	Fort Meade, Mp 20755		
608	Commander		
	ARRADCOM		
	DRDAR-TSB-S		
001	Aberdeen Proving Ground, MD 21005		
614	CAR EBADCOM		
014	Cdr, ERADCOM ATTN: DRDEL-LL, -SB, -AP (In Turn)		
	2800 Powder Mill Road		
001	Ade1phi, MD 20783		
	, -		
617	Cdr, ERADCOM		•
	ATTN: DRDEL-AQ		
001	2800 Powder Mill Road Adelphi, MD 20783		
001	AUE : PII 1 20/03		

. 001

END

DATE FILMED 9-80

DTIC